

EL 360366316

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

* * * * *

**Methods Of Forming Conductive Capacitor Plugs,
Methods Of Forming Capacitor Contact Openings,
And Methods Of Forming Memory Arrays**

E✓317135518

* * * * *

INVENTOR

Luan C. Tran

ATTORNEY'S DOCKET NO. MI22-830

1 **METHODS OF FORMING CONDUCTIVE CAPACITOR PLUGS,**
2 **METHODS OF FORMING CAPACITOR CONTACT OPENINGS, AND**
3 **METHODS OF FORMING MEMORY ARRAYS**

4 **TECHNICAL FIELD**

5 This invention relates to methods of forming conductive capacitor
6 plugs, to methods of forming capacitor contact openings, and to methods
7 of forming memory arrays.

8
9
10 **BACKGROUND OF THE INVENTION**

11 Semiconductor processing involves a number of processing steps in
12 which individual layers are masked and etched to form semiconductor
13 components. Mask alignment is important as even small misalignments
14 can cause device failure. For certain photomasking steps, proper
15 alignment is extremely critical to achieve proper fabrication. In others,
16 design rules are more relaxed allowing for a larger margin for alignment
17 errors. One way in which design rules can be relaxed is to provide
18 processing sequences which enable so-called self aligned etches, such as
19 to encapsulated word lines in the fabrication of memory circuitry.
20 Further, there is a goal to reduce or minimize the number of steps in
21 a particular processing flow. Minimizing the processing steps reduces
22 the risk of a processing error affecting the finished device, and reduces
23 cost.

1 This invention arose out of needs associated with improving the
2 manner in which semiconductor memory arrays, and in particular
3 capacitor-over-bit line memory arrays, are fabricated.

4 5 6 SUMMARY OF THE INVENTION

7 Methods of forming conductive capacitor plugs, methods of forming
8 capacitor contact openings, and methods of forming memory arrays are
9 described. In one embodiment, a conductive capacitor plug is formed
10 to extend from proximate a substrate node location to a location
11 elevationally above all conductive material of an adjacent bit line. In
12 another embodiment, a capacitor contact opening is etched through a
13 first insulative material received over a bit line and a word line
14 substantially selective relative to a second insulative material covering
15 portions of the bit line and the word line. The opening is etched to
16 a substrate location proximate the word line in a self-aligning manner
17 relative to both the bit line and the word line. In another
18 embodiment, capacitor contact openings are formed to elevationally
19 below the bit lines after the bit lines are formed. In a preferred
20 embodiment, capacitor-over-bit line memory arrays are formed.

21 22 BRIEF DESCRIPTION OF THE DRAWINGS

23 Preferred embodiments of the invention are described below with
24 reference to the following accompanying drawings.

1 Fig. 1 is a top plan view of the semiconductor wafer fragment in
2 process in accordance with one embodiment of the invention.

3 Fig. 2 is a view of the Fig. 1 wafer fragment at a different
4 processing step.

5 Fig. 3 is a view which is taken along line 3-3 in Fig. 2.

6 Fig. 4 is a view of the Fig. 3 wafer fragment at a different
7 processing step.

8 Fig. 5 is a view of the Fig. 4 wafer fragment at a different
9 processing step.

10 Fig. 6 is a view of the Fig. 5 wafer fragment at a different
11 processing step.

12 Fig. 7 is a view of the Fig. 6 wafer fragment at a different
13 processing step.

14 Fig. 8 is a view of the Fig. 2 wafer fragment at a different
15 processing step.

16 Fig. 9 is a view which is taken along line 9-9 in Fig. 8.

17 Fig. 10 is a view of the Fig. 9 wafer fragment at a different
18 processing step.

19 Fig. 11 is a view of the Fig. 10 wafer fragment at a different
20 processing step.

21 Fig. 12 is a view of the Fig. 11 wafer fragment at a different
22 processing step.

23 Fig. 13 is a view of the Fig. 12 wafer fragment at a different
24 processing step.

1 Fig. 14 is a view which is taken along line 14-14 in Fig. 8 and
2 somewhat reduced in dimension.

3 Fig. 15 is a view of the Fig. 14 wafer fragment at a different
4 processing step.

5 Fig. 16 is a view of the Fig. 15 wafer fragment at a different
6 processing step.

7 Fig. 17 is a view of a semiconductor wafer fragment in process,
8 in accordance with another embodiment of the invention. The Fig. 17
9 view coincides to processing which can occur after the view depicted in
10 Fig. 12.

11

12

13 **DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS**

14 This disclosure of the invention is submitted in furtherance of the
15 constitutional purposes of the U.S. Patent Laws "to promote the
16 progress of science and useful arts" (Article 1, Section 8).

17 Referring to Fig. 1, a semiconductor wafer fragment 20 in process
18 in accordance with one embodiment of the invention includes a
19 semiconductive substrate 22. In the context of this document, the term
20 "semiconductive substrate" is defined to mean any construction comprising
21 semiconductive material, including, but not limited to, bulk
22 semiconductive materials such as a semiconductive wafer (either alone
23 or in assemblies comprising other materials thereon), and semiconductive
24 material layers (either alone or in assemblies comprising other

1 materials). The term "substrate" refers to any supporting structure,
2 including, but not limited to, the semiconductive substrates described
3 above. Substrate 22 includes a plurality of active areas 24 and a
4 plurality of isolation regions 26. Isolation regions 26 can be formed
5 through various techniques including shallow trench isolation.

6 Referring to Figs. 2 and 3, a plurality of conductive lines 28 are
7 formed over substrate 22 and constitute word lines of a memory array
8 which is to be formed. Each of word lines 28 includes a gate oxide
9 layer 30, a conductive polysilicon layer 32, and an overlying silicide
10 layer 34. Insulative coverings are formed over individual word lines 28
11 and include sidewall spacers 36 and an insulative cap 38. The
12 insulative coverings preferably encapsulate the word lines. Exemplary
13 insulative materials include oxide formed through decomposition of
14 TEOS, or nitride/oxynitride materials. Diffusion regions 40 are provided
15 and formed intermediate word lines 28 and define substrate node
16 locations with which electrical communication is desired. The illustrated
17 diffusion regions include lightly doped drain (LDD) regions (not
18 specifically designated).

19 Referring to Fig. 4, a first layer 42 is formed over substrate 22
20 and between conductive lines 28 and comprises a first insulative material
21 which is different from the insulative material covering or encapsulating
22 word lines 28. An exemplary material is borophosphosilicate glass
23 (BPSG) which can be subsequently reflowed and planarized as by
24 conventional techniques to provide a generally planar uppermost

1 surface 44. A first masking layer 46 is formed over the substrate and
2 defines a plurality of bit line plug mask openings 48. An exemplary
3 material is photoresist.

4 Referring to Fig. 5, material of first layer 42 is etched through
5 bit line plug mask openings 48 and individual substrate diffusion
6 regions 40 between selected word lines 28 are preferably exposed. Such
7 etching forms bit plug openings 50 intermediate the selected word lines.

8 Referring to Fig. 6, conductive material 52 is formed over and in
9 electrical communication with the individual substrate diffusion regions 40
10 beneath bit plug openings 50 (Fig. 5). An exemplary material is
11 conductively doped polysilicon which can be deposited, and portions
12 subsequently removed, to isolate the conductive material within the bit
13 plug openings and form individual plugs 54. Plugs 54 can be formed
14 by chemical mechanical polishing conductive material 52 or through
15 various etch back techniques.

16 Referring to Figs. 7 and 8, individual bit lines 56 are formed and
17 in electrical communication with respective individual conductive bit line
18 plugs 54. Bit lines 56 are formed over insulative material 42 and the
19 illustrated word lines 28. Bit lines 56 include a polysilicon layer 58
20 and a silicide or other conductive layer 60 (i.e., tungsten). An
21 insulative covering 62 is formed over conductive material of the bit lines
22 and can comprise a suitable oxide, such as one formed through
23 decomposition of TEOS, or nitride/oxy-nitride materials. The various bit
24 line layers are preferably blanket deposited over the substrate and

1 subsequently photomasked and etched to provide the illustrated bit lines
2 (Fig. 8). Alternately, the bit line plug and the bit line can comprise
3 a common material deposited during the same processing step. For
4 example, layers 52 and 58 could comprise the same material which is
5 deposited thick enough to form both the conductive plug and some or
6 all of bit lines 56.

7 Referring to Fig. 9, a view is shown which is taken along line 9-9
8 in Fig. 8 and cuts across three individual bit line plugs 54 and their
9 associated bit lines 56.

10 Referring to Fig. 10, a layer of insulative material is formed over
11 substrate 22 and etched to provide insulative coverings in the form of
12 sidewall spacers 64. Sidewall spacers 64 together with insulative
13 coverings 62 serve to encapsulate the individual bit lines. It will be
14 appreciated, however, that the insulative material which ultimately
15 becomes sidewall spacers 64 need not be etched to form the sidewall
16 spacers at this time. Exemplary materials for insulative material 64
17 include oxide formed through decomposition of TEOS, or
18 nitride/oxynitride materials. In a preferred embodiment, the insulative
19 material which is utilized to encapsulate the word lines (Fig. 3) is the
20 same material which is utilized to encapsulate the bit lines.

21 Referring to Fig. 11, a second layer 66 is formed over the word
22 lines and bit lines 56, and preferably comprises the first insulative
23 material which was formed over word lines 28, e.g. BPSG. Such layer
24 is preferably reflowed and planarized. Layers 42, 66 constitute a

1 plurality of separately-formed layers of first insulative material which, in
2 the preferred embodiment, comprise two layers.

3 Referring to Fig. 12, a second patterned masking layer 68 is
4 formed over second layer 66 and defines a plurality of opening
5 patterns 70 over various substrate diffusion regions 40. Openings 70
6 are formed on opposite sides of individual word lines between which
7 individual bit line plugs are formed. A preferred alternative to forming
8 individual openings 70 over the illustrated diffusion regions is to form
9 a so-called stripe opening which can be opened up over a plurality of
10 the diffusion regions, where of the stripe opening intersects with the bit
11 line space~~s~~. An exemplary stripe opening is illustrated in Fig. 8 inside
12 dashed line 72 (Fig. 8).

13 Whether individual openings 70 are formed in second masking
14 layer 68 or stripe opening 72 is formed, capacitor contact openings 74
15 are etched through first and second layers of insulative material 42, 66
16 respectively. In the illustrated example, capacitor contact openings 74
17 are etched to elevationally below bit lines 56, down to proximate
18 individual word lines of the memory array. In a preferred embodiment,
19 the etching exposes individual diffusion regions 40. In this example,
20 and because individual openings 70 are formed in second masking
21 layer 68, some portions of second layer 66 remain over the individual
22 bit lines. Where, however, the above-mentioned stripe opening 72
23 (Fig. 8) is formed, all of first insulative material 66 over the individual
24 bit lines would ideally be removed.

lb
July 19, 99

1 In a preferred embodiment, the material which is used to
2 encapsulate both the bit lines and the word lines is selected to
3 comprise the same material, or, a material selective to which
4 layers 42, 66 can be etched. Accordingly, etch chemistries can be
5 selected to etch material of both layers 42, 66 substantially selectively
6 relative to the material encapsulating both the word lines and the bit
7 lines. Hence, capacitor contact openings 74 can be formed in a self-
8 aligning manner to be generally self-aligned to both the bit lines and
9 the word lines. Aspects of the invention also include
10 non-capacitor-over-bit line memory array fabrication processes, and
11 selective etching of contact openings which might not be capacitor
12 contact openings.

13 Referring to Figs. 13 and 14, conductive material 76 is formed
14 within individual contact openings 74 and in electrical communication
15 with individual respective diffusion regions 40. An exemplary material
16 is conductively doped polysilicon which can be subsequently etched back
17 or chemical mechanical polished to form individual capacitor plugs 78.
18 In the illustrated example, conductive material 76 extends from
19 proximate diffusion regions 40 to respective elevations which are at least
20 laterally proximate (including higher) individual conductive portions of
21 the bit lines. In a preferred embodiment, conductive material 76
22 extends to locations which are elevationally higher than any conductive
23 portion of any bit line. Individual conductive capacitor plugs 78 include
24

1 individual surfaces 80 proximate which each plug terminates. Surfaces
2 80 are disposed at elevations above conductive portions of the bit lines.

3 Referring to Figs. 15 and 16, an insulative layer 82, e.g. BPSG,
4 is formed over the substrate and subsequently patterned and etched to
5 form individual capacitor containers 84 (Fig. 16). Storage capacitors are
6 then formed by depositing a storage node layer 86, a cell dielectric
7 layer 88, and a cell plate layer 90. Accordingly, such constitutes a
8 portion of a capacitor-over-bit line memory array.

9 In but one aspect, the above methods can facilitate formation of
10 memory circuitry over other techniques wherein the capacitor plugs are
11 formed prior to formation of the bit lines. Such other techniques can
12 present alignment problems insofar capacitor container-to-bit line, and
13 capacitor container-to-word line, alignments are concerned. Aspects of
14 the present invention can permit the capacitor plugs to be formed to
15 be generally self-aligned to both the word lines and the bit lines, while
16 preserving the mask count necessary to form the subject memory arrays.
17 Other aspects of the present invention can ease alignment constraints
18 imposed on capacitor container alignment by removing requirements that
19 the containers be etched to be self-aligned to other structures including
20 the bit lines.

21 Referring to Fig. 17, and in accordance with an alternate
22 embodiment of the present invention, storage capacitors can be formed
23 directly within contact openings 74 (see Fig. 12) such that capacitor
24 plugs 78 (Fig. 13) are not necessary. Like numbers from the above-

1 described embodiment have been utilized where appropriate, with
2 differences being indicated with the suffix "a". A layer 66a is formed
3 over the substrate and subsequently patterned and etched, along with
4 layer 42 as described above, to form capacitor containers 84a.
5 Subsequently, storage capacitors are formed by depositing a storage node
6 layer 86a, a cell dielectric layer 88a, and a cell plate layer 90a.
7 Accordingly, such constitutes forming conductive material at least
8 partially within individual contact openings 74. The above storage
9 capacitor constructions are for illustrative purposes only. Accordingly,
10 other constructions are possible. For example, and by way of example
11 only, plugging material 76 of Figs. 13 and 14 might be etched partially
12 inward to provide more room, and thereby more capacitance, for the
13 capacitor being formed. Further and by way of example only, some or
14 all of the insulative material laterally outside of the capacitor container
15 might be etched away in advance of forming the capacitor dielectric
16 layer to provide more surface area and thereby more capacitance.
17 Memory cells of the invention can be fabricated to occupy $6F^2$, $8F^2$ or
18 other areas, with $6F^2$ being preferred.

19 In compliance with the statute, the invention has been described
20 in language more or less specific as to structural and methodical
21 features. It is to be understood, however, that the invention is not
22 limited to the specific features shown and described, since the means
23 herein disclosed comprise preferred forms of putting the invention into
24 effect. The invention is, therefore, claimed in any of its forms or

1 modifications within the proper scope of the appended claims
2 appropriately interpreted in accordance with the doctrine of equivalents.
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24